

FIG. 1A




FIG. 1B

QUEUE CIRCUIT AND METHOD FOR MEMORY ARBITRATION EMPLOYING SAME Inventors: Will C. Huffman Page 2 of 8 Express Mail No. EL759108956US 062986.0205

BANK 4 48-64 GB


BANK 3 32-48 GB

BANK 2 16-32 GB

BANK 1 0-16 GB

36 BIT MEMORY ADDRESS

BITS 35:34 - BANK SELECT BITS 33:0 - ADDRESS WITHIN BANK QUEUE CIRCUIT AND METHOD FOR MEMORY ARBITRATION EMPLOYED NG SAME Inventors: William C. Huffman Page 3 of 8 Express Mail No. EL759108956US 062986.0205



			7
63			
62	ENTRY 290		
61	ENTRY 280		- a - a - a - a - a - a - a - a - a - a
60	ENTRY 270→IDLE		> SERVICED
59	ENTRY 260		
‡	\$	1	_
4	ENTRY 250		
3	ENTRY 240		
2	ENTRY 230		
1	ENTRY 220		
0	ENTRY 210		

F10. 23

Fig 2C

63		
62	·	
61	ENTRY 290	K
60	ENTRY 280	
59	ENTRY 260	
‡	‡	‡
4	ENTRY 250	
3	ENTRY 240	
2	ENTRY 230	
		1
1	ENTRY 220	
0	ENTRY 220 ENTRY 210	


grante 1; Casta d'	1		ENTRY	220
	0		ENTRY	210
	L	1		
12.1 12.1 1-1				
*1 				
Factor of the second of the se				
#: 		A.		
	Fig	4		
STATE R/W	CHAIN OK	BANK FREE	OP READY	TRANSACTION
	(()		$\int_{\mathcal{C}}$
	440	430	420	410
460 45				

NY02:272997.1



QUEUE CIRCUIT AND METHOD MEMORY ARBITRATION EMPLO

Inventors: William C. Huffman Page 5 of 8
Express Mail No. EL759108956US
062986.0205



QUEUE CIRCUIT AND METHOD FOR MEMORY ARBITRATION EMPLOYING SAME Inventors: William C. Huffman P. of 8

Express Mail No. EL759108956US

062986.0205

Fig. 6

660 640 650 600 DRAM Direction Arbitration Policy Table لا^لا Arbitrate Direction **Follows Follows** Urgent For Threshold Write Read Write Write Read Read X X 0 X 0 Write X X X X 1 0 х Read X 0 1 0 1 Write 0 X 0 X 0 1 Read 0 0 X X $\overline{0}$ 1 1 Write 0 1 0 0 1 1 1 Read 1 0 0 1 1 Write x x 0 1 X 1 Read 0 0 1 1 X 1 Write 1 0 1 1 X 1

